

作业 (1) : Introduction , ISA and ILP

截止时间 : 10 月 31 日 , 23:59

提交方式 : 超算习堂 (<https://easyhpc.net/>)

问题 1 (页 : 75) :

- 1.16 [10/20/20/20/25] <1.10> When parallelizing an application, the ideal speedup is speeding up by the number of processors. This is limited by two things: percentage of the application that can be parallelized and the cost of communication. Amdahl's Law takes into account the former but not the latter.
- [10] <1.10> What is the speedup with N processors if 80% of the application is parallelizable, ignoring the cost of communication?
 - [20] <1.10> What is the speedup with eight processors if, for every processor added, the communication overhead is 0.5% of the original execution time.
 - [20] <1.10> What is the speedup with eight processors if, for every time the number of processors is doubled, the communication overhead is increased by 0.5% of the original execution time?
 - [20] <1.10> What is the speedup with N processors if, for every time the number of processors is doubled, the communication overhead is increased by 0.5% of the original execution time?
 - [25] <1.10> Write the general equation that solves this question: What is the number of processors with the highest speedup in an application in which $P\%$ of the original execution time is parallelizable, and, for every time the number of processors is doubled, the communication is increased by 0.5% of the original execution time?

问题 2 (页 : C-73) :

- C.3 [5/15/10/10] <C.2> We begin with a computer implemented in single-cycle implementation. When the stages are split by functionality, the stages do not require exactly the same amount of time. The original machine had a clock cycle time of 7 ns. After the stages were split, the measured times were IF, 1 ns; ID, 1.5 ns; EX, 1 ns; MEM, 2 ns; and WB, 1.5 ns. The pipeline register delay is 0.1 ns.
- [5] <C.2> What is the clock cycle time of the 5-stage pipelined machine?
 - [15] <C.2> If there is a stall every four instructions, what is the CPI of the new machine?
 - [10] <C.2> What is the speedup of the pipelined machine over the single-cycle machine?
 - [10] <C.2> If the pipelined machine had an infinite number of stages, what would its speedup be over the single-cycle machine?

问题 3 (页 : 276) :

- 3.15 [20/20] <3.4, 3.5, 3.7, 3.8> In this exercise, we will look at how variations on Tomasulo's algorithm perform when running the loop from Exercise 3.14. The functional units (FUs) are described in the following table.

FU type	Cycles in EX	Number of FUs	Number of reservation stations
Integer	1	1	5
FP adder	10	1	3
FP multiplier	15	1	2

Assume the following:

- Functional units are not pipelined.
 - There is no forwarding between functional units; results are communicated by the common data bus (CDB).
 - The execution stage (EX) does both the effective address calculation and the memory access for loads and stores. Thus, the pipeline is IF/ID/IS/EX/WB.
 - Loads require one clock cycle.
 - The issue (IS) and write-back (WB) result stages each require one clock cycle.
 - There are five load buffer slots and five store buffer slots.
 - Assume that the Branch on Not Equal to Zero (BNEZ) instruction requires one clock cycle.
- a. [20] <3.4–3.5> For this problem use the single-issue Tomasulo MIPS pipeline of Figure 3.10 with the pipeline latencies from the preceding table. Show the number of stall cycles for each instruction and what clock cycle each instruction begins execution (i.e., enters its first EX cycle) for three iterations of the loop. How many cycles does each loop iteration take? Report your answer in the form of a table with the following column headers:
- Iteration (loop iteration number)
 - Instruction
 - Issues (cycle when instruction issues)
 - Executes (cycle when instruction executes)
 - Memory access (cycle when memory is accessed)
 - Write CDB (cycle when result is written to the CDB)
 - Comment (description of any event on which the instruction is waiting)
- Show three iterations of the loop in your table. You may ignore the first instruction.
- b. [20] <3.7, 3.8> Repeat part (a) but this time assume a two-issue Tomasulo algorithm and a fully pipelined floating-point unit (FPU).