

# 第6讲: DLP and GPU (1)

# 张献伟

xianweiz.github.io

DCS5367, 11/9/2021





作业-HW2

- <u>https://xianweiz.github.io/teach/dcs5637/f2021.html</u>
- 截止时间: <u>11.21</u>, 23:59
- •提交方式:超算习堂
  - 注册(<u>https://easyhpc.net/</u>)
  - 加入课程(<u>https://easyhpc.net/course/133</u>)
  - 作业列表: HW2

John L. Hennessy | David A. Patterson

#### COMPUTER Architecture

A Quantitative Approach



DCS5637 - 高级计算机体系结构(周二) ☆ 凸 ペ × 0人 □ 其他

HW-2, review-form.txt

Advanced Computer Architecture, Fall 2021 课程主页: https://xianv

加入课程



# Quiz Questions

- Q1: list 3+ design goals in computer architecture?
- Q2: typical pipeline stages of an instruction?
- Q3: list at least three techniques to improve ILP?
- Q4: usage of register renaming?
- Q5: briefly explain 'memory wall'
- Q6: sort GDDR6/DDR4/HBM2 in bandwidth (lower first)



# Quiz Questions

- Q1: list 3+ design goals in computer architecture? Functional, high-perf, reliable, low-cost, low-power, ...
- Q2: typical pipeline stages of an instruction? Instruction fetch, inst decode, execute, mem access, write back
- Q3: list at least three techniques to improve ILP? Pipelining, scheduling, unrolling, prediction, multi issue, ...
- Q4: usage of register renaming?


Remove name dependences to improve ILP

- Q5: briefly explain 'memory wall' Memory is far slower than processors
- Q6: sort GDDR6/DDR4/HBM2 in bandwidth (lower first) DDR4 (64x2.6Gb/s) < GDDR6 (256x14Gb/s) < HBM2 (4096x1Gb/s)</li>



# Serial Computing[串行计算]

- Traditionally, software has been written for serial computation
  - To be run on a single computer having a single CPU
  - A problem is broken into a discrete series of instructions
  - Instructions are executed one after another
  - Only one instruction may execute at any moment






5 https://www.ima.umn.edu/materials/2010-2011/T11.28-29.10/10287/IMA-PPtTutorial.pdf



# Parallel Computing[并行计算]

- Simultaneously use multiple compute resources to solve a computational problem
  - Typically in high-performance computing (HPC)
- HPC focuses on performance
  - To solve biggest possible problems in the least possible time





https://www.ima.umn.edu/materials/2010-2011/T11.28-29.10/10287/IMA-PPtTutorial.pdf



# Classic RISC pipeline (fetch, ..., write back)

Types of Parallel Computing[并行类型]

- Task parallelism[任务级并行]
  - Different operations are performed concurrently

• Instruction level parallelism[指令级


- Task parallelism is achieved when the processors execute on the same or different data
- Data parallelism[数据级并行]
  - Distribution of data across different parallel computing nodes
  - Data parallelism is achieved when each processor performs the same task on different pieces of the data

ManDadara

Task 2


Task 3

Task 4



CPU

CPU






并行]

#### Taxonomy[分类]

- Flynn's Taxonomy (1966) is widely used to classify parallel computers
  - Distinguishes multi-processor computer architectures according to how they can be classified along the two independent dimensions of *Instruction Stream* and *Data Stream*
  - Each of these dimensions can have only one of two possible states: Single or Multiple
- 4 possible classifications according to Flynn








# Taxonomy (cont.)

- SISD: single instruction, single data
   A serial (non-parallel) computer
- SIMD: single instruction, multiple data
  - Best suited for specialized problems characterized by a high degree of regularity, such as graphics/image processing
- MISD: multiple instruction, single data
  - Few (if any) actual examples of this class have ever existed
- MIMD: multiple instruction, multiple data
  - Examples: supercomputers, multi-core PCs, VLIW





## SIMD: vs. superscalar and VLIW[对比]

- SIMD performs the same operation on multiple data elements with one single instruction
  - Data-level parallelism
- Superscalar dynamically issues multi insts per clock[超标量]
  - Instruction level parallelism (ILP)
- VLIW receives long instruction words, each comprising a field (or opcode) for each execution unit[超长指令字]

10


Instruction level parallelism (ILP)





#### SIMD: Vector Processors[向量处理器]

- Vector processor (or array processor)[处理器]
  - CPU that implements an instruction set containing instructions that operate on one-dimensional arrays (vectors)
- People use vector processing in many areas[应用]
  - Scientific computing
  - Multimedia processing (compression, graphics, image processing, ...)
- Instruction sets[指令集]
  - MMX
  - SSE
  - AVX
  - NEON



Single Instruction Single Data:

Single Instruction Multiple Data:



https://www.uio.no/studier/emner/matnat/ifi/IN5050/v20/undervisningsmaterialet/in5050-simd.pdf

## SIMD: MMX

- MMX is officially a meaningless initialism trademarked by Intel; unofficially,
  - MultiMedia eXtension
  - Multiple Math eXtension
  - Matrix Math eXtension



- Introduced on the "Pentium with MMX Technology" in 1998
- SIMD computation processes multiple data in parallel with a single instruction
  - MMX gives 2 x 32-bit computations at once
  - MMX defined 8 "new" 64-bit integer registers (mm0 ~ mm7)
  - 3DNow! was the AMD extension of MMX






### SIMD: SSE

#### Streaming SIMD Extensions

 SSE defines 8 new 128-bit registers (xmm0 ~ xmm7) for FP32 computations

□ Since each register is 128-bit long, we can store total 4 FP32 numbers

4 simultaneous 32-bit computations






https://www.uio.no/studier/emner/matnat/ifi/IN5050/v20/undervisningsmaterialet/in5050-simd.pdf

13



### SIMD: AVX


- Advanced Vector Extensions (AVX)
  - A new-256 bit instruction set extension to SSE
    - 16-registers available in x86-64
    - Registers renamed from XMMi to YMMi
  - Yet a proposed extension is AVX-512
    - A 512-bit extension to the 256-bit XMM
    - Supported in from Intel's Xeon Phi x200 (Knights Landing) and Skylake-SP, and onwards





# SIMD: NEON

- ARM Advanced SIMD Extensions
  - Introduced by ARM in 2004 to accelerate media and signal processing
    - NEON can for example execute MP3 decoding on CPUs running at 10 MHz
  - 128-bit SIMD Extension for the ARMv7 & ARMv8
    - Data types can be: signed/unsigned 8-bit, 16-bit, 32-bit or 64-bit






**15** <u>https://www.uio.no/studier/emner/matnat/ifi/IN5050/v20/undervisningsmaterialet/in5050-simd.pdf</u>



#### Data Parallelism: SIMD

- Single Instruction Multiple Data
  - Split identical, independent work over multiple execution units (lanes)
  - More efficient: eliminate redundant fetch/decode
  - One Thread + Data Parallel Ops  $\rightarrow$  Single PC, single register file








# Data Parallelism: SIMT


- Single Instruction Multiple Thread
  - Split identical, independent work over multiple threads
  - Multiple Threads + Scalar Ops  $\rightarrow$  One PC, multiple register files
  - $\approx SIMD + multithreading$
  - Each thread has its own registers







#### Execution Model [执行模型]



- SI(MD/MT)
  - Broadcasting the same instruction to multiple execution units
  - Replicate the execution units, but they all share the same fetch/decode hardware

#### SIMD and SIMT are used interchangeably





18 <u>https://courses.cs.washington.edu/courses/cse471/13sp/lectures/GPUsStudents.pdf</u>

# SIMD: GPU vs. CPU/Traditional

- Traditional SIMD contains a single thread
  - Programming model is SIMD (no threads)
  - SW needs to know vector length
  - ISA contains vector/SIMD instructions
- GPU SIMD consists of multiple scalar threads executing in a SIMD manner (i.e., same instruction executed by all threads)
  - Each thread can be treated individually (i.e., placed in a different warp) → programming model not SIMD
    - SW does not need to know vector length
    - Enables memory and branch latency tolerance
  - ISA is scalar  $\rightarrow$  vector instructions formed dynamically
- Essentially, it is SPMD programming model implemented on SIMD hardware

https://course.ece.cmu.edu/~ece740/f13/lib/exe/fetch.php?media=onur-740-fall13-module5.1.3-simd-and-gpus-part3-vliw-dae-systolic.pdf

#### Example: add two vectors

<b>C:</b> for(i=0;i <n;++i) a[i]="b[i]+c[i];&lt;/th"><th></th><th>Matlab: a=b+c;</th></n;++i)>		Matlab: a=b+c;
SIMD:		
<pre>void add(uint32_t *a, uint32_ for(int i=0; i<n; i+="4)" {<br="">//compute c[i], c[i+1], c[i uint32x4_t a4 = vld1q_u3 uint32x4_t b4 = vld1q_u3 uint32x4_t c4 = vaddq_u vst1q_u32(c+i,c4); }</n;></pre>	+2], c[i+3] 32(a+i); 32(b+i);	*c, int n)
}		

#### SIMT:

}


```
_global__ void add(float *a, float *b, float *c) {
int i = blockIdx.x * blockDim.x + threadIdx.x;
a[i]=b[i]+c[i]; //no loop!
```





#### SMT[多线程]

- SMT: simultaneous multithreading
  - Instructions from multiple threads issued on the same cycle
    - Use register renaming and dynamic scheduling facility of multi-issue architecture
  - Needs more hardware support
    - Register files, PC's for each thread
    - Support to sort out which threads to get results from which instructions
    - Thread scheduling, context switching
  - Maximize utilization of execution units






# SMT vs. SIMT[比较]

- SMT: maximize the chances of an instruction to be issued without having to switch to another thread
  - superscalar execution
  - out-of-order execution
  - register renaming
  - branch prediction
  - speculative execution
  - cache hierarchy
  - speculative prefetching
- SIMT: keep massive threads to achieve high throughput
  - Hardware becomes simpler and cheaper
  - No OoO, no prefetching, ...









# CPU vs. GPU[比较]

- CPU
  - Low compute density
  - Complex control logic
  - Fewer cores optimized for serial operations
    - Fewer execution units (ALUs)
    - Higher clock speeds
  - Low latency tolerance




- GPU
  - High compute density
  - Simple control logic
  - 1000s cores optimized for parallel operations
    - Many parallel execution units (ALUs)
    - Lower clock speeds
  - High latency tolerance





#### GPU Overview







# GPU Overview(cont.)

- A GPU contains several largely independent processors called "Streaming Multiprocessors" (SMs)
  - Each SM hosts multiple "cores", and each "core" runs a thread
  - For instance, Fermi(2010) has up to 16 SMs w/ 32 cores per SM □ So up to 512 threads can run in parallel A100: 128 SMs w/ 64 cores per SM

25

- Some SIMT threads are grouped to execute in lockstep
  - One warp contains 32 threads
- Multiple 'groups' can be executed simultaneously
  - For Fermi, up to 48 warps per SM





(t0 ~t31)


(t32~t63)

(t64~t95)

(t1504 ~t1535)

#### GPU Evolution[演进]

- Arcade boards and display adapters (1951 1995)
  - ATI: founded in 1985
  - Nvidia: founded in 1993
- 3D revolution (1995 2006)
  - Term "graphics processing unit": 1999 Nvidia GeForce 256
  - Rivalry between ATI and Nvidia





Fragments

with colors

Fragment

processing

Triangles in

screen space

Rasterization

Fragments

Raste

Operations

Texture filtering


3D mest

Vertex

processing

Image

Output



# GPGPU History[简史]

Year	AMD	Nvidia	Note
2006	AMD acquired ATI	Tesla (CUDA Launch)	Unified shader model
2007	TeraScale		Unified shader uarch
2009	TeraScale 2		
2010	TeraScale 3	Fermi / GTX580	First compute GPU
2011	GCN 1.0 / gfx6		VLIW → SIMD
2012		Kepler / GTX680	CUDA cores: 512 → 1536
2013	GCN 2.0 / gfx7		
2014	GCN 3.0 / gfx8	Maxwell / GTX980	Energy efficiency
2016	GCN 4.0 / gfx8	Pascal / GTX1080	
2017	GCN 5.0 / gfx9	Volta / GV100	First chip with Tensor cores
2018	GCN 5.1 / gfx9	Turing / RTX2080	
2019	RDNA 1.0 / gfx10		
2020	RDNA 2.0 / gfx10 CDNA 1.0 / gfx9	Ampere / RTX3090	First chip with Matrix cores
<b>Ф</b> Ц Х SUN YAT-SEN UNIV	學 ERSITY	27	



## TFLOPS[衡量算力]

- A100 Tensor Core GPU
  - 108 SMs
    - GA100 Full GPU with 128 SMs
  - Base clock: 1065 MHz
  - Boost clock: 1410 MHz
  - Performance
    - FP64: 9.7 TFLOPSFP32: 19.5 TFLOPS
- Calculate TFLOPS
  - FP64: 1410 MHz x (32 x 2) ops/clock x 108 SMs

<u></u>	struction Cacl	he		L0 In	struction C	ache
Warp Scheduler (32 thread/cik)		Warp Scheduler (32 thread/clk)				
Dispatch Unit (32 thread/clk)		Dispatch Unit (32 thread/clk)				
Register	File (16,384 x	32-bit)		Register	File (16,38	4 x 32-bit)
INT32 INT32 FP32 FP32	FP64		INT32 INT32	FP32 FP32	FP64	
INT32 INT32 FP32 FP32	FP64		INT32 INT32	FP32 FP32	FP64	
INT32 INT32 FP32 FP32	FP64		INT32 INT32	FP32 FP32	FP64	
NT32 INT32 FP32 FP32	FP64	TENGOD CODE	INT32 INT32	FP32 FP32	FP64	TENDOR
INT32 INT32 FP32 FP32	FP64	TENSOR CORE	INT32 INT32	FP32 FP32	FP64	TENSOR CORE
NT32 INT32 FP32 FP32	FP64		INT32 INT32	FP32 FP32	FP64	
NT32 INT32 FP32 FP32	FP64		INT32 INT32	FP32 FP32	FP64	
INT32 INT32 FP32 FP32	FP64		INT32 INT32	FP32 FP32	FP64	
LD/ LD/ LD/ LD/ ST ST ST ST	LD/ LD/ L	The second s	I There are a sub-	COLUMN TWO IS NOT		
L0 ir Warp Sch	ST ST ST	he had/cik)	LD/ LD/ ST ST	Warp Sch	LD/ LD/ ST ST	st st SPU ache hread/clk)
L0 ir Warp Sch Dispatch	ST ST S Instruction Cacil Induler (32 threa In Unit (32 threa	he nad/cik)	ST ST	ST ST LO In Warp Sch Dispatch	ST ST istruction C eduler (32 th i Unit (32 th	st st SPU ache hread/clk) read/clk)
L0 ir Warp Sch Dispatch	ST ST ST	he nad/cik)	ST ST	ST ST LO In Warp Sch Dispatch	ST ST struction C eduler (32 t	st st SPU ache hread/clk) read/clk)
L01r Warp Sch Dispatch Register	ST ST S Instruction Cacil Induler (32 threa In Unit (32 threa	he nad/cik)	ST ST	ST ST LO In Warp Sch Dispatch	ST ST istruction C eduler (32 th i Unit (32 th	st st SPU ache hread/clk) read/clk)
L0 ir Warp Sch Dispatch Register NT32 INT32 FP32 FP32	st st s struction Cacl eduler (32 threa n Unit (32 threa File (16,384 x	he nad/cik)	INT32 INT32	st st L0 in Warp Sch Dispatch Register i	st st istruction C eduler (32 th i Unit (32 th File (16,38	st st SPU ache hread/clk) read/clk)
LO In Warp Sch Dispatch Register NT32 INT32 FP32 FP32 NT32 INT32 FP32 FP32	st st s istruction Cacl ieduler (32 three in Unit (32 three File (16,384 x FP64	he nad/cik)	ST ST	ST ST LO In Warp Sch Dispatch Register I FP32 FP32 FP32 FP32	ST ST eduler (32 t 1 Unit (32 th File (16,38 FP64	st st SPU ache hread/clk) read/clk)
L0 ir Warp Sch Dispatch Register NT32 INT32 FP32 FP32 NT32 INT32 FP32 FP32 FP32 FP32 FP32	st st s s edular (32 threa h Unit (32 threa File (16,384 x FP64 FP64	he nad/cik)	ST ST	ST ST LO In Warp Sch Dispatch Register I FP32 FP32 FP32 FP32	st st istruction C eduler (32 th 1 Unit (32 th File (16,38 FP64 FP64	st st SPU ache hread/clk) read/clk)
LO Ir Warp Sch Dispatch Register INT32 INT32 FP32 FP32 INT32 INT32 FP32 FP32 INT32 INT32 FP32 FP32	st s	he single state st	ST ST	ST ST LO In Warp Sch Dispatch Register I FP32 FP32 FP32 FP32 FP32 FP32	st st eduler (32 th 1 Unit (32 th File (16,38- FP64 FP64 FP64	st st SFU ache hread/clk) read/clk) 4 x 32-bit)
LO Ir Warp Sch Dispatch Register NT32 INT32 FP32 FP32 NT32 INT32 FP32 FP32 NT32 INT32 FP32 FP32	st s	he single state st	ST ST	ST ST LO In Warp Sch Dispatch Register I FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	struction C eduler (32 fb Unit (32 fb File (16,38) FP64 FP64 FP64 FP64	st st SFU ache hread/clk) read/clk) 4 x 32-bit)
LO Ir Warp Sch Dispatch Register NT32 INT32 FP32 FP32 NT32 INT32 FP32 FP32 NT32 INT32 FP32 FP32 NT32 INT32 FP32 FP32	st st st st eduler (32 threa t Unit (32 threa File (16,384 x FP64 FP64 FP64 FP64 FP64	he single state st	ST ST INT32 INT32 I INT32 INT32 I INT32 INT32 I INT32 INT32 I INT32 INT32 I INT32 INT32 I INT32 INT32 I	ST ST LO In Warp Sch Dispatch Register I FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	st st eduler (32 th b Unit (32 th File (16,38 FP64 FP64 FP64 FP64 FP64	st st SFU ache hread/clk) read/clk) 4 x 32-bit)
ILO In           Warp Sch           Dispatch           Register           NT32 INT32         FP32         FP32           NT32 INT32         FP32         FP32	ST ST ST ST Instruction Cach indular (32 three File (16,384 x FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	he single state st	ST         ST           INT32         INT32           INT32         INT32	ST ST LO In Warp Sch Dispatch Register I FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	st st eduler (32 th Unit (32 th FFile (16,38 FP64 FP64 FP64 FP64 FP64	st st SFU ache hread/clk) read/clk) 4 x 32-bit)



## GPUs in Supercomputer[超算中的GPU]

• Exascale: 50 GFLOPS/Watt (goal) → 51.7 GFLOPS/Watt

System	Titan (2012)	Summit (2017)	Frontier (2021)
Peak	27 PF	200 PF	> 1.5 EF
# nodes	18,688	4,608	> 9,000
Node	1 AMD Opteron CPU 1 NVIDIA Kepler GPU	2 IBM POWER9™ CPUs 6 NVIDIA Volta GPUs	1 AMD EPYC CPU 4 AMD Radeon Instinct GPUs 40+ TFLOPS
Memory		2.4 PB DDR4 + 0.4 HBM + 7.4 PB On-node storage	4.6 PB DDR4 + 4.6 PB HBM2e + 36 PB On-node storage, 75 TB/s Read 38 Write
On-node interconnect	PCI Gen2 No coherence across the node	NVIDIA NVLINK Coherent memory across the node	AMD Infinity Fabric Coherent memory across the node
System Interconnect	Cray Gemini network 6.4 GB/s	Mellanox Dual-port EDR IB 25 GB/s	Four-port Slingshot network 100 GB/s
Topology	3D Torus	Non-blocking Fat Tree	Dragonfly
Storage	32 PB, 1 TB/s, Lustre Filesystem	250 PB, 2.5 TB/s, IBM Spectrum Scale™ with GPFS™	695 PB HDD+11 PB Flash Performance Tier, 9.4 TB/s and 10 PB Metadata Flash. Lustre
Power	9 MW	13 MW	29 MW



https://www.hpcwire.com/2021/07/14/frontier-to-meet-20mw-exascale-power-target-set-by-darpa-in-2008/






# Frontier: 1.5 EFLOPS, How???[E级超算]


- Per node[单节点]
  - Custom EPYC HPC-optimized CPU
    - "zen 3" milan w/ 64-core
  - Four Instinct GPUs
    - CDNA MI200 w/ 256 CUs
      - Full-rate FP64 (128 ops/clock/CU)
- 9000+ nodes[整体系统]
  - CPU: 9000 x 4 TFLOPS/CPU = 36 PFLOPS
  - GPU: 9000 x 4 x 42.2 TFLOPS/GPU = 1519 PFLOPS
    - □ Per GPU: 128 ops/clock x 1.5G x 220 = 42.2 TFLOPS ←
  - GPU provides 97.7% computation power
     1519/(1519+36)

OLCF spock training: AMD hardware and software, 05/2021, https://www.olcf.ornl.gov/wp-content/uploads/2021/04/Spock-MI100-Update-5.20.21.pdf

https://www.hpcwire.com/2021/03/15/amd-launches-epyc-milan-with-19-skus-for-hpc-enterprise-and-hyperscale/









# 天河超算

- •2009,天河-1
  - CPU + ATI GPU



- 2 \* Xeon E5540/E5450, 1 ATI Radeon HD 4870 X2 (TeraScale)
- 实测/峰值563.1T/1206.2T FLOPS
- 2009.11 TOP500第五
- •2010,天河-1A
  - CPU + Nvidia GPU



- 2 \* Intel Xeon X5670, 1 Nvidia Tesla M2050 (Fermi)
- 2048 Galaxy "FT-1000" 1 GHz 8-core processors
- 实测/峰值2.566P/4.7P FLOPS
- 2010.11 TOP500第一

Tianhe-1, <u>https://www.top500.org/system/176546/</u> Tianhe-1A, <u>https://top500.org/system/176929/</u>

Tianhe-1A, http://blog.zorinaq.com/introducing-tianhe-1a-4702-tflops-of-gpu-power-made-in-china-and/









# GPU Programming Model[编程模型]

- GPU is viewed as a compute device that
  - Is a coprocessor to CPU (host)
  - Has its own main memory called device memory
  - Runs many threads in parallel
- Data-parallel parts of an application are executed on the device as **kernels**, which run in parallel on many threads
- CPU thread vs. GPU thread
  - GPU threads are very lightweight
  - A few vs. thousands for full efficiency



# Thread Organization[线程组织]

- A kernel is executed as a grid of thread blocks
- A thread block is a batch of threads that can cooperate with each other by
  - Synchronizing their execution
  - Efficiently sharing data through low-latency shared memory
- The grid and its associated blocks are just organizational constructs
  - The threads are the things that do the work





33



# GPU Programming Choices[编程选择]

- CUDA Compute Unified Device Architecture
  - Developed by Nvidia proprietary
  - First serious GPGPU language/environment
- **OpenCL** Open Computing Language
  - From makers of OpenGL
  - Wide industry support: AMD, Apple, Qualcomm, Nvidia (begrudgingly), etc
- HIP Heterogeneous-compute Interface for Portability
  - Owned by AMD
  - A C++ runtime API and kernel language that allows developers to create portable applications that can run on AMD's accelerators as well as CUDA devices

34






**NVIDIA**. CUDA



OpenCL

#### HIP

- Is open-source
- Provides an API for an application to leverage GPU acceleration for <u>both AMD and Nvidia</u> devices
- Syntactically similar to CUDA. Most CUDA API calls can be converted in place: cuda --hipify--> hip
- Supports a strong subset of CUDA runtime functionality







### HIP vs. CUDA

- Kernel declare
  - Syntactically the same
- APIs

```
cudaMalloc(&d_x, N*sizeof(double));
```

```
cudaDeviceSynchronize();
```

Kernel launch

hipMalloc(&d\_x, N\*sizeof(double));

hipDeviceSynchronize();

some\_kernel<<<gridsize, blocksize,
 shared\_mem\_size, stream>>>
 (arg0, arg1, ...);


hipLaunchKernelGGL(some\_kernel, gridsize, blocksize, shared\_mem\_size, stream, arg0, arg1, ...);





#### Kernel Dimensions[维度]

- Built-in variables
  - blockDim.x: the size of the block (#threads in the block)
  - gridDim.x: the size of the grid (#blocks)
  - blockIdx.x: the index of the block within the grid
  - threadIdx.x: the index of the thread within the block
- Example: N threads in total, 256 threads per block
  - blockDimx.x = 256
  - #blocks = N / 256  $\rightarrow$  gridDim.x
  - blockIdx.x = [0, 1, ..., N/256-1]
  - threadIdx.x = [0, 1, ..., 255]



# Example: Kernel Declare[声明]

- A kernel is declared with the <u>global</u> attribute
  - Kernels should be declared void
  - All pointers passed to kernels must point to device memory
- All threads execute the kernel's body "simultaneously"
  - Each thread uses its unique thread and block IDs to compute a global ID

```
for (int i=0;i<N;i++) {
    h_a[i] *= 2.0;
}
___global___void myKernel(int N, double *d_a) {
    int i = threadIdx.x + blockIdx.x*blockDim.x;
    if (i<N) {
        d_a[i] *= 2.0;
    }
}</pre>
```





# Example: Kernel Launch[启动]

#### Kernels are launched from host

<pre>dim3 threads(256,1,1);</pre>	<pre>//3D dimensions of a block of threads</pre>
<pre>dim3 blocks((N+256-1)/256,1,1);</pre>	//3D dimensions the grid of blocks
<pre>hipLaunchKernelGGL(myKernel,</pre>	<pre>//Kernel name (global void function)</pre>
blocks,	//Grid dimensions
threads,	//Block dimensions
0,	<pre>//Bytes of dynamic LDS space (see extra slides)</pre>
0,	//Stream (0=NULL stream)
N, a);	//Kernel arguments

• Analogous to CUDA kernel launch syntax:

myKernel<<<blocks, threads, 0, 0>>>(N,a);





# Example: Memory Allocation[内存分配]

 The host instructs the device to allocate memory and records a pointer to device memory

```
int main() {
  ...
  int N = 1000;
  size t Nbytes = N*sizeof(double);
  double *h a = (double*) malloc(Nbytes);
                                                        //Host memory
  double *d a = NULL;
  hipMalloc(&d a, Nbytes);
                                                         //Allocate Nbytes on device
  ...
 free(h a);
                                                         //free host memory
  hipFree(d a);
                                                         //free device memory
```





# Example: Memory Copy[数据传输]

- The host queues memory transfers
  - hipMemcpyHostToDevice
  - hipMemcpyDeviceToHost
  - hipMemcpyDeviceToDevice

```
//copy data from host to device
hipMemcpy(d_a, h_a, Nbytes, hipMemcpyHostToDevice);
//copy data from device to host
hipMemcpy(h_a, d_a, Nbytes, hipMemcpyDeviceToHost);
//copy data from one device buffer to another
hipMemcpy(d b, d a, Nbytes, hipMemcpyDeviceToDevice);
```





# Example: Putting Together

```
#include "hip/hip runtime.h"
                                                                  global void myKernel(int N, double *d a) {
int main() {
                                                                   int i = threadIdx.x + blockIdx.x*blockDim.x;
  int N = 1000;
                                                                   if (i<N) {
                                                                     d a[i] *= 2.0;
  size t Nbytes = N*sizeof(double);
  double *h a = (double*) malloc(Nbytes); //host memory
                                                                   }
  double *d a = NULL;
  HIP_CHECK(hipMalloc(&d_a, Nbytes));
  ...
  HIP CHECK(hipMemcpy(d_a, h_a, Nbytes, hipMemcpyHostToDevice));
                                                                  //copy data to device
  hipLaunchKernelGGL(myKernel, dim3((N+256-1)/256,1,1), dim3(256,1,1), 0, 0, N, d a); //Launch kernel
  HIP CHECK(hipGetLastError());
                                                                 #define HIP CHECK(command) {
                                                                   hipError t status = command;
  HIP_CHECK(hipMemcpy(h_a, d_a, Nbytes, hipMemcpyDeviceToHost))
                                                                   if (status!=hipSuccess) {
  ...
                                                                     std::cerr << "Error: HIP reports "</pre>
                                                                               << hipGetErrorString(status)
 free(h a);
                             //free host memory
                                                                               << std::endl;
  HIP CHECK(hipFree(d a)); //free device memory
                                                                     std::abort(); } }
```



### Device Management[管理]

• Host can query *number* of devices visible to system:

int numDevices = 0; hipGetDeviceCount(&numDevices);

 Host tells the runtime to issue instructions to a particular device:

```
int deviceID = 0;
hipSetDevice(deviceID);
```

• Host can query what device is currently *selected*:

hipGetDevice(&deviceID);

• The host can also query a device's *properties*:

hipDeviceProp\_t props; hipGetDeviceProperties(&props, deviceID);

hipDeviceProp\_t is a struct that contains useful fields like the device's name, total VRAM, clock speed, and GCN architecture.

